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E571 ABSTRACT 
The object of the invention is to provide an improved 
converter for converting one direct current voltage to 
another. 
A plurality of phased square wave voltages are pro- 
vided from a ring counter (14) through amplifiers (Aop 
Ao6) to a like plurality of output transformers (TO). 
Each of these transformers has two windings, and S* 
winding and an S2 winding. The S *  windings are con- 
nected in series, then the S2 windings are connected in 
series, and finally, the two sets of windings are con- 
nected in series. One of six SCRs (SCRs 1-6) is con- 
nected between each two series connected windings to 
a positive output terminal (22) and one of diodes 
(Dl-D6) is connected between each set of two wind- 
ings of a zero output terminal (0). By virtue of this 
configuration, a quite high average direct current volt- 
age is obtained, which varies between full voltage and 
two-thirds full voltage rather than from full voltage to 
zero. Further, its variation, ripple frequency, is reduced 
to one-sixth of that present in a single phase system. 
5 Claims, 3 Drawing Figures 
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D.C. TO D.C. CONVERTER 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the government of the 
United States for governmental purposes without the 
payment of any royalties thereon or therefor. 
DESCRIPTION 
Technical Field 
This invention relates generally to devices for con- 
verting one direct current voltage to another direct 
current voltage, and particularly to a device of this 
character wherein an original direct current voltage is, 
in the process of conversion, first translated into a multi- 
phase alternating current signal. 
Background Art 
Direct current to direct current converters have been 
in existence for 60 years or more, being widely used in 
early automobile radios for transforming 6 volts D.C. to 
typically 180 to 300 volts to be used as a plate or anode 
voltage supply for vacuum tubes. Typically, the direct 
current was changed to alternating current by a vibrat- 
ing type interrupter, and then the alternating current 
was stepped up to the desired voltage and finally recti- 
fied. 
Since that time, while the need for high anode volt- 
ages for radios have disappeared with the advent of the 
transistor, there has remained the need for step-up D.C. 
to D.C. conversion for certain applications. One of 
these has been as a power source of electrical ion pro- 
pulsion of space vehicles in outer space. In such case, 
relatively low battery voltages, e.g., 100 to 200 volts, 
would be stepped up to voltages in excess of 1,000 volts. 
For such usage, understandably, weight and reliability 
considerations are of upmost importance. 
In accordance with these considerations, it is to be 
appreciated that a converter must have a low compo- 
nent count for both reliability and weight, and its design 
must desirably call for lightweight elements and, ide- 
ally, tolerate some circuit element failure without there 
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being a substantial electrical failure. No known con- 45 
verter appears to meet these requirements, and, accord- 
ingly, it became the object of this invention to deter- 
mine a direct current to direct current converter, to-wit, 
a converter which was of lightweight construction, had 
a low component count, and was of a design which 50 
enabled continued operation despite some component 
failures. 
It is a further object of this invention to provide a 
converter wherein more than one direct current voltage 
could be generated without significant increase in com- 55 
ponent count or basic hardware. 
SUMMARY O F  THE INVENTION 
In accordance with this invention, a plurality of 
power transformers are separately driven by time dis- 60 
placed square wave signals developed from a battery 
powered signal source. Each transformer has at least a 
first and second output winding, and these windings are 
connected in series, first a set of first windings, and then 
a set of second windings. The last winding of the second 65 
windings is connected in a closed ring to the first wind- 
ings of the transformers. One rectifying device is con- 
nected from the interconnection of each two succeed- 
L 
ing sets of windings to one common D.C. terminal, and 
another rectifying device is connected between the 
same interconnection and an opposite polarity D.C. 
terminal, the rectifying devices being poled to pass 
current in the same direction. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is an electrical schematic diagram of an em- 
FIG. 2 is an electrical schematic diagram of the inter- 
FIG. 3 illustrates a series of waveforms illustrative of 
bodiment of the invention. 
connection of certain basic circuit elements. 
operation of the invention. 
DETAILED DESCRIPTION OF THE 
DRAWINGS 
Referring first to FIG. 1, oscillator 10 generates a 
base frequency for converter 15, for example, a fre- 
quency of 2 MHz. This frequency signal is then fed to 
divider 12 which divides down the frequency to a fre- 
quency of 125 KHz and feeds the resulting frequency 
signal to ring counter 14, which functions convention- 
ally to provide, as an output, a series, in this case, six, 
square wave outputs which are at a rate of approxi- 
mately 10 KHz and are spaced in time, one-sixth of 
one-half cycle apart, and may be represented by the 
waveforms v1-v6 shown in FIG. 3. These waveforms 
appear with varying amplitude through each of the six 
channels of signal flow as shown. Each of these time 
displaced signals is fed to one of pre-amplifiers AP- 
1-AP6, and the output of each pre-amplifier is sepa- 
rately fed to the primary winding Pi of one of input 
transformers til-ti6. Each of transformers til-ti6 has a 
center tapped secondary winding and a drive input to 
an output amplifier Ao. There are six of these output 
amplifiers, and each is further designated by a numerical 
subscript to label the amplifiers as AOl-AO6. 
The six power output amplifiers are identical, and 
thus only one of them, amplifier Aol, is shown in detail. 
It is a conventional push-pull type switching transistor 
amplifier wherein the center tap of winding S connects 
to the emitters of transistors 16 and 18 and to the nega- 
tive terminal of power supply battery 21 from which 
power to be converted is derived. The outer terminals 
of winding S are connected through resistors R to bases 
of transistors 16 and 18, respectively. The positive ter- 
minal of battery 21 is connected to the center tap of 
primary winding P2 of an output transformer of trans- 
formers TOl-TO6, and the outer terminals of the wind- 
ing are connected to the collectors of transistors 16 and 
18, respectively. A pair of diodes D connects between 
the emitters of the transistors and outer terminals of 
winding PI to thereby enable commutation of the cir- 
cuit when transistors 16 and 18 turn off. Each of amplifi- 
ers AOl-AO6 power one of output transformers T01-- 
TO6, and thus each of these transformers is fed an am- 
plified wave signal which is a replica of a like numbered 
waveform of waveforms V p v 6  shown in FIG. 3. Each 
of these transformers has two secondary windings, 
these being labeled in terms of the transformer number 
and whether it is the first or second winding of that 
transformer. Thus, as shown, the first winding of trans- 
former TO1 is indicated as Sl1, and the second winding 
is designated by S21, whereas in the case of transformer 
TO2, the subscript is changed to a 2, and thus the like 
windings are labeled SI2 and S22. Each winding pro- 
vides a like selected voltage output. 
4,426,678 
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As a feature of this invention, the secondary windings The SCR units are chosen to effect a voltage control 
are connected as best shown in FIG. 2 wherein, starting or voltage regulation. If such is not required, the SCR 
at point A and proceeding clockwise, the SI1 and SI2 units may be replaced by like poled diodes. 
windings of transformers TO1 and T02a1-e connected in The solid line version of voltage vo is iilustrative Of a 
series between points A and B, the SI3 and SI4 windings 5 full voltage output wherein either each of the SCRS is 
of transformers TO3 and TO4 are connected in series fully turned On when required to conduct, as will be 
between points B and C, and the SI5 and Sl6windings of described, or diodes are employed instead. For a better 
transformers TOs and To6 are connected in series be- understanding Of the operation Of the circuitry, it Will 
tween points c and D, Next, the secondary windings be assumed that the fully conductive case prevails, and 
sz1-sz6 of transformers TQ-TQ~ are connected in se- 10 by this, it is meant that each of the SCRs and diodes will 
ries, with the S*1 and S22 windings of transformers TO1 conduct when they are forward biased. 
and TO2 being connected in series between points D 
and E, the ~2~ and ~2~ windings of transformers ~0~ and direct current output, reference is again made to time 
~0~ being connected between points E and F, and the frame TI wherein the voltage at Point D with respect to 
~2~ and sz6 windings of transformers To5 and To6 being 15 point A is a +6 voltage units. The result will be that 
connected between points F and A. will be noted, SCR4 will conduct, placing a +6 voltage units on outer 
the phasings of the two sets of windings is reversed at conductive bus 20 with respect to center point 0, the 
point D, this being indicated by the position of the dots zero or reference voltage output terminal. This means 
that SCR1, SCR2, SCR3, SCRS, and SCR6 are reverse 
20 biased. Likewise, diodes D2, D3, D4, D5 and D6 are all at the windings, the voltage at a dot end with respect to a non-dotted end being as shown in FIG. 3. 
Examining these voltages, the first in time frame reverse biased, while diode D1 is forward biased. Ac- 
cordingly, there will be current flow outward from 
point D, through SCR4, through bus 20 to positive it will be noted that all of the transformer windings 
25 sented by load resistor RL, back to center point 0, and posture, if one proceeds to examine the right side of the 
In order to trace signal flow and Operation with a 
provide a negative (at a dot end)' With this output terminal 22, thence through output load, repre- 
thence through diode D1 to point A. Thus, a Vovoltage 
of +6 voltage units is imposed load RL. It is to be 
noted that filter 24, shown in FIG. 1, has been omitted 
diagram Of 
point D? with respect to point A? six positive 
units (at the non-dotted end with respect to a dotted 
2, there have been generated at 
end), one for each winding, and this total is indicated by in order to best illustrate and describe the voltage VO for this time frame. Likewise, if one pro- 3o summation of voltages before being averaged. 
ceeds around the left side of FIG. 2, the transformer Next, in time frame TZ, with a 0 voltage between 
windings will produce a like +6 voltage units at point points A and B and between points D and E as de- 
D with respect to point A. Thus, in this posture, it is scribed, there will be a +4 voltage unjts at points D and 
obvious tha two distinct sources of like voltages are E with respect to points A and B, and in this posture, 
being provided. Accordingly, if a single winding should 35 SCR$ and SCRS will both conduct to place a $4 volt- 
fail, there is this redundancy. age units on bus 20. SCR1, SCR2, SCR3, and SCR6 will 
Next, in time frame T2, it Will be noted that voltage be reverse biased, and diodes D3, D4, ~ 5 ,  and D6 will 
VI, the Voltage illustrative Of the OUtputS Of each Of be reverse biased. Diodes D1 and D2 are forward bi- 
windings SI1 and s21 reverses, with the result that volt- ased. Accordingly, there will be a current flow from 
ages between Points A and B and between Points D and 40 both of points D and E outward through SCR4 and 
E b ~ o m e  zero. Thus, there appears at both Points D SCRS to bus 20, thence through resistor R1;, back to 
and E at +4 voltage units with respect to Points A and center point 0, and thence through diodes D1 and D2 to 
B, and thus the Vovoltage in time frame Tzavailable has points A and B. The resulting +4 voltage units across 
dropped from 4-6 voltage units to +4 voltage units. resistor R1; is illustrated by the voltage in time frame Tz 
Vz has gone positive, with the result that voltages Next, in time frame T3, with a $2 voltage units at 
across windings S1z and sz2 reverse, and thus there is a point A with respect to point B, and at point E with 
+2 voltage units at Point A with respect to Point B and respect to point B, the circuit again provides a +6 volt- 
a +2 voltage units at point E with respect to point D. In age units, this time it being between point E with re- 
this posture, and at this time, considering point B as a 50 spect to point B. This will cause SCRJ to conduct, 
reference, or a 0 voltage point, it will be noted that producing a +6 voltage units on bus 20, with the result 
there is a +6 voltage units contributed by the windings that all other SCRs are reverse biased, as will be all 
proceeding clockwise from point B to point E and in diodes other than diode D2. As a result, there will be 
proceeding counterclockwise from point B to point E. current flow outward through SCRS to bus 20, thence 
Thus, the voltage (Vo) available has risen back to +6 55 to positive terminal 22, and then through resistor RL to 
voltage units. This pattern will continue to repeat itself the center or zero output terminal 0, and then back 
through a complete cycle of waveforms Vi-V6 and for through diode D2 to point B. This +6 voltage units is 
each cycle thereafter. indicated by Vo in time frame T3 of FIG. 3. This oscilla- 
The actual summing of voltages as a direct current tion between +6 units and +4 units and then +6 units 
output in accordance with voltage Vois achieved by the 60 will continue for a full cycle of operation and then be 
rectifying elements shown in FIGS. 1 and 2 consisting repeated as waveforms VI-Vrepeat. 
of diodes D1-D6 which connect between a like ordered As stated, the foregoing events will occur in the 
set of points A-F and the ground, or negative terminal event that either the SCRs are on at pertinent times 
0, and SCR units SCR1-SCR6 connected between like described, or else they are replaced by diodes. 
ordered points A-F and the positive output, terminal 22. 65 The six waveforms commencing with V62 and ending 
In accordance with this system, the diodes and SCRs with V44 of FIG. 3 are illustrative of gating waveforms 
are like as in-line from center point 0 outward to posi- for gating on the SCRs as discussed. The solid line 
tive bus 20. portions of these waveforms would fully turn on the 
in FIG. 
Next, in time frame T3, it will be noted that waveform 45 for voltage vo across resistor R ~ .  
5 
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SCRs to produce the full solid line voltage output 
shown for VO. 
In order to effect voltage regulation of the output 
voltage across load RL, that is, for example, maintain i t  
at a selected value, the gating waveforms are varied in 
their turn-on time, being delayed in the event that the 
voltage across Rr. should rise above a selected value, 
and being advanced in time in the event voltage across 
RL should decrease below a selected value. In order to 
instrument such a system, it is necessary to choose an 
operating point such that with a selected output voltage 
across load RL, the output voltage pulses shown at Vo 
may be varied in width as needed to contribute more or 
less output voltage as variations in load or variations in 
battery voltage might change. Thus, for example, an 
operating point is illustrated in FIG. 3 wherein with a 
selected output voltage, the turn-on of each SCR is 
delayed from that which is indicated by the solid lead- 
ing edge of the waveforms by an amount which will - -  
produce a filter output, by virtue of ripple filter 24 of 20 
FIG. I. 
The gating signals as shown in solid lines (undelayed) 
in FIG. 3 are derived from secondary windings SC on 
three of the input transformers, transformers ti2, ti4, and 
ti6, as shown in FIG. I. Each winding has a center tap 25 
brought out to a reference terminal 22 and two oppo- 
sitely phased outer winding sides, each of the latter 
providing one of two oppositely phased outputs syn- 
chronized with one of the voltage phases illustrated in 
waveforms VpV6, as shown. The outer side of a wind- 30 
ing which is marked with a dot is an in-phase version of 
6 
across the output of converter 15. The first of these 
consists of resistor 44 and zener diode 46 to thus provide 
at intersecting point 48 a constant voltage. A second 
network consists of resistors 50 and 52 connected across 
5 the output of the converter, and at the intersecting 
terminal point 54, there is thus provided a voltage with 
respect to terminal point 48 which varies directly with 
output voltage. As shown, this voltage is applied as a 
control input to each of magnetic amplifiers A , + ~ - A M ~ .  
10 The values of resistors 50 and 52 are chosen so that with 
a selected battery voltage and output load, the control 
voltage will produce a degree of saturation of the mag- 
netic amplifiers, which will produce a desired output 
voltage across that load. Then, a change in converter 
15 output or load voltage will produce a change in control 
voltage, increasing or decreasing in a direction so as to 
counter changes in the output voltage. Thus, for exam- 
ple, if the voltage across load Rr. should start to in- 
crease, the result will be that the voltage at terminal 54 
will rise approaching that at terminal 4i, and the result- 
ing control voltage applied to the magnetic amplifier 
will decrease. Thus, the saturation level of the magnetic 
amplifiers will decrease to produce a longer delay in the 
turn-on of the SCRs. This in turn, as will be further 
explained, will decrease the output to effect a return of 
the output voltage to the selected value. Conversely, if 
the output voltage across load RL should decrease, the 
voltage at terminal 54 would tend to go lower, and the 
difference of voltage between terminals 54 and 48 will 
increase, causing the saturation level of the magnetic 
amplifiers to increase, Droducing less delav in the con- 
the driving signal appearing between that side of the 
winding and reference terminal 22. The voltage on the 
opposite winding side with respect to the reference 
terminal is, of course, one of a reverse phase. The refer- 
ence terminals 22 are all connected together to a like 
numerical terminal of cathode bus 20 connected to the 
cathodes of SCRP, SCR2, SCR3, SCR4, SCRJ and 
SCRd 
Each of the gating signals is fed through either the 
Wi or W2 winding of one of identical magnetic amplifi- 
ers of magnetic amplifier circuit A~1-All.m shown in 
FIG. 1 where the signal appears across one of resistors 
30 or 32, and thence is fed through one of resistors 34 
and 36 to a terminal bearing a signal designation corre- 
sponding to the gating waveform shown by the same 
designation in FIG. 3 and to like labeled gate terminals 
of an SCR to be triggered by that signal. The magnetic 
amplifiers effect a delay on a gating signal which is an 
inverse function of the degree of amplifier saturation, 
which in turn is a direct function of a common control 
voltage which is developed from the filtered output 
voltage of the converter, between terminal 22 and 
ground (terminal 0) in FIG. 1. The filtered voltage is the 
average of the ripple voltage shown in waveform Vo. 
Examining the gating waveform voltages, the solid 
line versions occur when magnetic amplifiers AM- 
1 - A ~ 3  are fully saturated and produce no signal delay. 
Circuitry is provided to obtain a control voltage which 
varies, over a desired operating range, inversely with 
the converter output voltage. In this way, if the output 
voltage tends to rise above a selected value, a decrease 
in control voltage will decrease the saturation level of 
the magnetic amplifiers and produce greater delays in 
the gating signals. This in turn will decrease the cir- 
cuitry producing the control voltage to be maintained. 
The circuitry providing this control voltage consists of 
two voltage divider networks 40 and 42 connected 
troi gate signals to the SCRs andcausing a Eise in output 
voltage back to the selected value. 
Examining the gating voltage waveforms, it will be 
35 observed that no effect is caused by delaying one of the 
gating waveforms until the delay exceeds two time 
frame units. Thus, considering time frame Ti and the 
case where current flow is to be through SCRQ, the 
gating waveform V44 is the gating signal involved; and 
40 since the gating signal does not have to be on until the 
commencement of the third segment of the third gating 
waveform, it will be appreciated that this is so. 
In order to demonstrate the operation of achieving 
voltage control by varying the gating time, it will be 
45 noted that in waveform V44, the dashed line shows the 
gating waveform delayed by approximately 24 time 
increments. Thus, in this case, cathode SCR4 turns on at 
this time point, and it will be noted that the voltage Vo 
rises from a $4 unit voltage level to a +6 units level at 
50 this time. Actually, in practice, the gating point would 
typically not be delayed to this degree, and the dashed 
line would typically be closer to the left, and operation 
would move left and right a small distance as needed to 
provide output voltage pulses to achieve a desired out- 
Following the full turn-on of SCR4 as indicated, and 
with the transition to the next time period, the output 
voltage Vo would drop back to a +4 voltage unit in the 
same manner and at the same time as if no control volt- 
60 age were present. Thus, the control function determines 
only the turn-on time of an appropriate SCR, the one to 
conduct at a full $6 voltage units level. This is illus- 
trated by the dashed line gating pulse for each of the 
gating waveforms. 
The circuitry shown illustrates the development of a 
single direct current output voltage, but the system is 
particularly adapted to enable multiple voltage or cur- 
rent sources to be provided. In order to provide a sec- 
55 put voltage. 
65 
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ond power output in the same manner described, a 
second set of two windings each would be provided as 
secondary windings of output transformers Tol-To6, 
and an additional control winding would be provided 
on a selected three of the transformers. These three 
would supply gating signals through separate magnetic 
amplifiers to SCRs connected in circuit with the added 
windings of the output transformers. 
Further, while magnetic amplifier control of the 
SCRs is shown, it is to be appreciated that other forms 
of gating control of the SCRs may be used, such as by 
employment of a zero crossing detector fed from a ramp 
waveform and an error signal from the output voltage. 
From the foregoing, it is to be appreciated that the 
present invention provides a direct current to direct 
current converter which has few components and is 
made reasonably lightweight and at reasonable cost. 
Further, it is to be appreciated that by virtue of the 
redundant generation of voltages that the loss of one, or 
perhaps two, of the transformer windings will not effect 
a system failure. Actually, it is possible that in such case, 
by virtue of the voltage control system, the remaining 
circuits simply provide a higher output voltage to make 
up for the loss. 
We claim: 
1. A D.C. to D.C. converter comprising: 
signal generating means for generating a plurality of 
trains of rectangular-shaped signals wherein one 
train is displaced in time from another train; 
a direct current power supply; 
a like plurality of switching means, each being con- 
nected in circuit with said power supply, and re- 
sponsive to one of said trains of rectangular-shaped 
signals for providing a power signal as an output 
during one half cycle of said rectangular-shaped 
signal; 
a like plurality of transformers, each having at least 
one primary winding and at least two, first and 
second, secondary windings, and said primary 
winding being connected to and powered from the 
output of one said switching means; 
8 
said secondary windings of said transformers being 
connected in a series circuit consisting of a first 
series string consisting of said first windings of each 
said transformer, followed by and including a sec- 
ond series string consisting of said second wind- 
ings, and wherein the entire series connected wind- 
ings form a ring configuration; 
a first common terminal of one polarity, and a second 
common terminal of an opposite polarity, and a 
load circuit being connectable between said termi- 
nals; 
a plurality of rectifying circuits, each comprising a 
pair of rectifying devices connected in series be- 
tween said terminals, and each having a midpoint 
terminal between said first and second terminals, 
and both rectifying devices being poled to pass 
current in a single direction between said first and 
second terminals; 
5 
10 
15 
a said mid-point terminal of each rectifying circuit, 
between rectifying devices, being discretely con- 
nected between each two series connected wind- 
ings. 
2. A converter as set forth in claim 1 wherein one of 
said rectifying devices in each rectifying circuit is a 
25 thyristor and is responsive to a turn-on signal, for deter- 
mining the firing point of that thyristor during a se- 
lected half cycle of operation. 
3. A converter as set forth in claim 2 further compris- 
ing signal means responsive to the voltage across said 
30 load circuit for providing said turn-on signal, effecting a 
turn-on of each said thyristor at a time in each half cycle 
which is delayed a period which is directly proportional 
to the voltage across said load. 
4. A converter as set forth in claim 3 wherein said 
35 signal means comprises a magnetic amplifier, said mag- 
netic amplifier having a control input connected to said 
load and having a controlled circuit being connected 
between said signal generating means and a said thy- 
ristor. 
5. A converter as set forth in claim 3 wherein each 
said thyristor is an SCR. 
20 
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